TMS34010FNL-50

advanced, high-performance CMOS, 32-bit microprocessor, PLCC68, -0.3 to 20V, high-level language support

Rated 5 Rating 5 | reviews | Write a review

Price:: US $26.00~29.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $26.00~29.00

PartNumber:: TMS34010FNL-50

Brand:: Texas Instruments - TI | Pack: PLCC | D/C: 08+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Mr. Benson Ou's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-09-23

From Other Seller

Part Number:TMS34010FNL-50
US $26.00 - 29.00
EKZE250ELL152MK25S

US $0.10 - 1.00 / Piece
(0) Remove
AT45DB161D-SU

US $1.50 - 3.50 / Piece
(0) Remove
Quantity:

piece

Product Summary

The TMS34010FNL-50 is an advanced high-performance CMOS 32-bit microprocessor optimized for graphics display systems. With a built-in instruction cache, the ability to simultaneously access memory and registers, and an instruction set designed specifically for raster graphics operation, the TMS34010FNL-50 provides user-programmable control of the CRT interface as well as the memory interface. The TMS34010FNL-50 is exceptionally well-supported by graphics software interface standards.

Parametrics

TMS34010FNL-50 absolute maximum ratings: (1)supply votlage, VCC: 7V; (2)input voltage range: -0.3 to 20V; (3)off-state output voltage range: -2 to 7V; (4)opeating free-air temperature range: 0 to 70℃; (5)storage temperature range: -10 to 150℃.

Features

TMS34010FNL-50 features: (1)fully programmable 32-bit general-purpose processor with 128-Megabyte address range; (2)pixel processing, XY addressing, and window checking built into the instruction set; (3)programmable 1, 2, 4, 8, or 16-bit pixel size with 16 boolean and 6 arithmetic pixel processing options; (4)30 general-purpose 32-bit registers and 32-bit stack pointer; (5)256-byte LRU on-chip instruction cache; (6)direct interfacing to both conventional DRAM and multiport video RAM; (7)dedicated 8/16 bit host processor interface and HOLD/HLDA interface; (8)programmable CRT control HSYNC; (9)high-level language support; (10)full line of hardware and software development tools including a C complier; (11)68-leaded packaging.